Inverse Class-F Power Amplifier Using Slot Resonators as a Harmonic Filter

Yu.V. Rassokhina1, V. G. Krizhanovski1, P. Colantonio2 and R. Giofrè2

1 Radiophysics Dept., Donetsk National University, 14 Hurova Av., Donetsk, 83001, Ukraine
2 Electronic Eng. Dept, University of Rome Tor Vergata Via del Politecnico 1, 00133, Rome, Italy
Tel: +39 06 7259 7323; Fax. +39 06 7259 7935; E-mail: paolo.colantonio@uniroma2.it

Abstract - In this contribution, an inverse-class-F ($F^{-1}$) power amplifier at 1.7 GHz using GaN device is proposed and experimentally tested. The novelty in the design is the use of a three-layers rectangular slot resonators in microstrip line’s ground plane as harmonic filter. In particular, a planar periodic structure composed by two different slot resonators is used to control 2nd, 3rd harmonics and to match to 50 $\Omega$ the fundamental frequency. Experimental results shows 60 % of drain efficiency and roughly 4 W of output power with 13 dB of associated gain.

Index Terms - Class F, Inverse class F, Microstrip Slot, Power amplifiers.

I. INTRODUCTION

The design of high efficiency power amplifier (PA) is usually based on a suitable waveform engineering in order to minimize the power dissipated in the active device and to increase the achievable output power at fundamental frequency [1]. In this context, several design solutions were deeply investigated, based on current- or switched-mode behavior of the adopted active device. In particular, the most simple and implemented solutions, based on the control of the output harmonic terminations only, are the class F and inverse class F [2,3]. Advantages of class F and $F^{-1}$ power amplifiers lie in the facts of high power utilize factor and straightforward strategy to design the output matching networks [2,3].

The load impedance seen at the drain of an ideal class F amplifier must ensure a half-sinusoidal shape of the drain current (the fundamental and even harmonics are present) and rectangular shape of the drain voltage (the fundamental and odd harmonics are present). In most practical cases, however, only the second and the third harmonic of the fundamental signal are tuned, neglecting the higher ones. This approach limits the maximum theoretically attainable efficiency of class F amplifier to 90% [2]. Conversely, the output matching network of a Class F$^{-1}$ has to ensure a short circuit condition at the third harmonic and an open circuit condition at the second one. In [5] simulation methods for both class F and F$^{-1}$ power amplifiers built on GaN transistors have been presented. Theoretical and experimental comparisons between the mentioned amplifier classes have also been presented in previous contributions [6-9].

In microwave frequency range, the PA’s harmonic-filtering networks are traditionally implemented through a suitable combination of microstrip open/short circuit stubs [6,7]. In [10] a design method for class F$^{-1}$ by using a series of composite right/left handed (CRLH) transmission line (TL) and open CRLH-TL was presented. In this contribution, the design of a class F$^{-1}$ PA is done using microstrip slot resonators as output matching network [4]. In particular, a three-layer planar structure based on rectangular slot resonators in microstrip line’s ground plane is used to control the level of harmonics. The approach is applied to design a power amplifier at 1.7 GHz using GaN commercial device. Experimental results showed 60 % of drain efficiency and roughly 4 W of output power with 13 dB of associated gain at 1.7 GHz.

II. AMPLIFIER DESIGN
For the design of the Class $F^{-1}$ amplifier, a commercial GaN device (Nitronex NPTB00004) is adopted. According to its data sheet, the following characteristics have been extracted:

- drain bias voltage, $V_{ds} = 28$ V;
- power gain, $G = 15.5$ dB;
- pinch-off voltage, $V_{p} = -2$ V;
- optimum source impedance, $Z_{s,opt}@1.7$GHz $= 13.1 + j\cdot24.3$ Ω;
- optimum load impedance, $Z_{L,opt}@1.7$GHz $= 34.5 + j\cdot48.8$ Ω.

For the actual design, a class C bias condition ($V_{gs} = -3$V) has been adopted. According to the Class $F^{-1}$ theory, the input and output optimum loads have been estimated using ideal tuners.

### A. Output Matching Network Design

The output harmonic filter (FH) was realized by using a slot resonator in microstrip line ground plane, whose topology is shown in Fig.1.

![Fig.1 Designed harmonic filter.](image1)

The sizes of the two slot resonators $L_{r1}$ and $L_{r2}$ were calculated by transverse resonance method like rejection filters [11], in order to meet the required harmonic loads at the second and the third harmonics of 1.7 GHz. Instead, the generalized scattering matrix of the finite size periodic structure was calculated in AWR environment to account for the effect of mutual coupling between the slot resonators [12].

![Fig.1 Designed harmonic filter.](image2)

The sizes of the two slot resonators $L_{r1}$ and $L_{r2}$ were calculated by transverse resonance method like rejection filters [11], in order to meet the required harmonic loads at the second and the third harmonics of 1.7 GHz. Instead, the generalized scattering matrix of the finite size periodic structure was calculated in AWR environment to account for the effect of mutual coupling between the slot resonators [12].

The structure performs filtration of the output signal’s harmonics in the frequency range 2.6–5.2 GHz. Such a filter and its simulated behavior were subsequently used in the design of the power amplifier to design the complete output network, i.e. to fulfill the power matching condition for the fundamental frequency [13]. Its scattering matrix was calculated separately and then included into amplifier schematic.

The resulting complete schematic of the output matching network is shown in Fig.2, which include, among others, the parasitic of the transistor’s package (lumped elements), the microstrip line stubs and the FH built on narrow rectangular slot resonators.

![Fig.2 Output matching network of class $F^{-1}$ PA.](image3)

The tuning of the amplifier was performed according to the following procedure. By varying the parameters $D_{m1}$ and $D_{m}$ the FH was tuned for transmission of the signal at fundamental frequency and reflection of second and third harmonics with phase difference between them equal to $\pi$ [8]. Then, by varying the lengths of the microstrip line sections $D_{m}$ and TL1, and the length of the open stub TL2, the scheme was tuned to maximize output power and efficiency at the operating frequency $f_0=1.7$ GHz. The input impedance of the optimised output matching network without parasitic elements ($L_{out}$, $C_{out}$ and $L_p$) is shown in Fig.3. In the same figure are also reported the ideal values of the fundamental, second and third harmonics loads estimated by ideal tuners.

The simulated intrinsic voltage $V_{ds}$ and current $I_{d}$ output waveforms of the transistor are shown in Fig. 4. This gives the following values of the impedance $Z(nf_0)=V_{ds}(nf_0)/I_d(nf_0)$ at the fundamental frequency and higher harmonics:
the operating frequency, corresponding to the conjugate input impedance of the device. In Fig. 5(b) is reported the simulated behavior of such impedance.

The printed circuit board for the FH and the whole amplifier is manufactured on polymer material with thickness $h=1.0$ mm and dielectric constant $\varepsilon_r=9.8$.

The final topology of the PCB is shown in Fig.6. The PCB is placed in the enclosure shield and its lower part is used for the slot resonators activity.

Photography of the realized Class $F^1$ PA is shown in Fig. 7. In the PA implementation the harmonic filter built on slot resonators is confined in a volume of $30\times38$ mm$^2$ surface with 7 mm depth.
III. EXPERIMENTAL RESULTS

The realized amplifier was measured in continuous wave (CW) condition. In Fig. 8 are reported the measured output power and power-added efficiency at 1.7 GHz versus the input power. A saturated output power of 35dBm was measured (2dB lower than simulated) with 60% of PAE.

Similarly, in Fig. 9 are reported the frequency behaviors of output power and power added efficiency, measured for a constant input power $P_{in}=22.4$ dBm (i.e., corresponding to the saturation condition from Fig. 8). Also in this case a slight difference between simulations and measurements were observed for the output power. Such a difference, after a reverse engineering, was ascribed to the device commercial model, typically optimized for a class-B or AB operation [14]. This implies that the model accuracy may be compromised in the high-efficiency load-line region and by class C biasing point.

IV. CONCLUSIONS

In this contribution, a class $F^{-1}$ power amplifier built on NPTB00004 GaN transistor, with manipulation of higher harmonics of output signal based on slot resonator structure was simulated, designed and experimentally investigated. Filtering of the second and third harmonics of fundamental signal accompanied by tuning of the phase difference between them was performed using slot resonators in microstrip line's ground plane. Efficiency of the power
amplifier at the frequency of 1.7 GHz was 60% at the output power of 3.9 W.

REFERENCES


